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I. INTRODUCTION
Under different load conditions a synchronous fixedfrequency PWM buck converter ( Fig. 1) has different optimal gating patterns for the switches. For large load currents the converter runs in continuous conduction mode (CCM). In CCM, the control switch M I has an approximately constant on-time determined by the conversion ratio. The synchronous rectifier (SR) M2 has a complementary switching pattern with deadtimes t d , W and t,j,off to prevent short-circuit losses, while not allowing the body diode of M2 to turn on and contribute conduction and recovery losses [1]- [3] . At light load, the converter runs in discontinuous conduction mode (DCM), if the inductor current is not allowed to go negative. In DCM, under constant switching frequency, the control switch on-time varies proportionally to the square root of the load current, and so does the optimal SR on-time: the SR is on while the inductor discharges, and turns off when the inductor current reaches zero. For evenlighter loads, it is beneficial to not turn on the SR at all, since the power used to switch the SR outweighs the corresponding decrease of conduction loss. Further, since switching losses dominate at no load or very light load conditions, it is advantageous to impose a minimum pulse width on the control switch, forcing the converter to skip pulses, thus reducing the switching losses. In modern portable applications, minimizing power loss at light load or standby is of paramount importance, hence appropriate SR timing and mode switching is crucial.
Existing methods for SR control in buck converters rely on high-bandwidth sensing of some combination of gate and drain voltages of the switch MOSFET's, using these signals to adjust the SR timing in order to emulate an ideal diode [1]- [3] . We present an alternative approach based on directly controlling (scheduling) the SR timing as a function of load current. The input current can be used instead of the load current, and other parameters, such as the input voltage, can . This method requires only coarse sampling of the scheduling variable (e.g., the output current) at a rate equal to the switching frequency, and low-bandwidth sensing of a single quantity characterizing the converter performance (e.g., power loss, input current, or temperature). This method is particularly well-suited for a digital controller implementation [71, since it uses low rate computations and data storage, thus not requiring analog-todigital sampling rates beyond the converter switching frequency, which is typically in the range of hundreds of kHz.
MULTI-MODE BUCK CONTROL
To ensure high efficiency over a wide load range, the buck converter can be operated in four different modes depending on the load current. These modes, together with the associated control switch and SR timing, are shown in where f, is the load current. Further, the optimal turn-on deadtime ti,,, is a small constant td,ono. preventing conduction overlap between the control switch and the SR.
II. Fixed-frequency DCM with SR At lighter loads, the converter enters DCM if the SR is gated so that it does not allow negative inductor currents. This happens for load currents where L is the total inductance (all inductors in parallel in a multi-phase converter). The duty ratio now depends on the load current,
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The optimal turn-off deadtime still follows (I) . The optimal td,on. on the other hand, varies substantially as a function of the load current,
In DCM, this parameter corresponds to the time the inductor current is zero.
111. Fixed-frequency DCM without SR Below some current level, the switching losses contributed by the SR gate drives exceed the conduction loss decrease Aachen, Germany, 2004 contributed by the SR, thus it is beneficial to turn off the SR altogether.
IV Variable-frequency Pulse Skipping without SR Finally, at very light loads, the converter loss is dominated by gate drive losses which are proportional to the switching frequency. Thus, it is advantageous to allow variable frequency operation at very light loads. This can be implemented in a straightforward way with a digital controller, by limiting the minimum duty ratio to a value Dm6,. The duty ratio limit results in pulse-skipping behavior, effectively varying the switching frequency. The converter is in pulse skipping for
Io < with the switching period following approximately
The pulse width To, is constant in steady state, and is equal to the sum of the proportional and derivative terms in the digital PID control law. The pulse is generated when the error signal crosses between the zero and minus-one error bins', resulting in a well defined pulse-skipping behavior, which is specific to digital controllers.
The mode transitions described above are straightforward to implement with a digital controller. The SR scheduling requires only coarse sampling of the output (or input) current at the converter switching rate, and ensures appropriate transition between CCM and DCM. The transition to pulse skipping is automatic, given that a minimum duty ratio is imposed. Importantly, the PID control law does not need to be modified for the different modes, resulting in a simple controller structure. Finally, since this approach determines the SR timing directly from the load current data, it allows for fast on-line adjustment of the SR gating for each switching period. This feature is very important in applications such as modern microprocessor supplies, where the load current can change with a high frequency and slew rate.
111. LOSS-MINIMIZING ADAPTATION The method proposed above calls for scheduling of the SR timing parameters as a function of the load current.
The functions td,on(f,,) and i&ff(Io) can be derived from theoretical equations, such as (4) and (I), and programmed into a look-up table. However, this approach does not take into account component tolerances and slow parameter variation with time and temperature. Alternatively, the optimal t d , o n ( f o ) and t d , o f f ( I o ) can be obtained from off-line power loss measurements, however, this approach cannot capture parameter variations either, and requires an off-line testing and burn-in setup. In this section we present an algorithm which resolves these issues by determining the optimal SR scheduling on-line, and adaptively adjusting the timing functions, tracking circuit parameter variations.
The objective is to adjust the SR timing parameters td,on and t d , , f f so as to minimize the converter power The vertex index, 1, is the integer part of Io/AIo,f;n, and a is the fractional distance of I, to the 1-th vertex, where 1x1 is the floor function giving the greatest integer less than or equal to x. The increment size AIo,lln can be constant or can depend on I, to suit a particular shape of the fitted function. In the latter case the indexing i n (9) and (IO) should be adjusted appropriately. Other parameterization approaches can be used, such as realizing (7) with a smooth function, and adjusting its parameters (e.g., a polynomial with tunable coefficients).
To determine the optimal value of the parameter vector, a perturbation-based extremum seeking algorithm is used (see 
Fig. 4. Piecewise linear function modelling deadtime t d ( I o ) .
respect to the SR gating edges is determined by integrating the product of the power loss and the perturbation signal. Based on this gradient, the parameter vector is adjusted in a direction which decreases the power loss. In this implementation, at each iteration we adjust the two vertices of (8) The perturbation signals can be sine or square waves at two different frequencies, for example. Importantly, this algorithm d w s not need to run fast, since it computes optimal curves for td,on(Io) and td,,,ff(Io), thus requiring only identification of the constant or slowly varying parameters describing these functions, and not the rapidly changing parameters &,, and td,off themselves. In the adaptation problem discussed above there are four time scales: the converter dynamics, the load current dynamics, the perturbation frequencies, and the parameter estimator time constant. To ensure parameter covergence to a small neighborhood of their optimal values, the system has to be designed so that the parameter estimator is slower than the perturbation signals, which should be slow compared to the converter dynamics [6] . In some applications, such as microprocessor supplies, the load current can vary at speeds comparable to the converter dynamics. This variation tends to be rejected by the adaptive algorithm since it is not correlated with the perturbation signals. Finally, it may be useful to normalize the power loss by the load current for the gradient calculation, or to include a blanking scheme, to ensure satisfactory parameter convergence in the presence of large load transients.
IV. EXPERIMENTAL RESULTS
The algorithm described above was tested on a digitallycontrolled 4-phase, 100 W, 12-10-1 V buck converter, switch- forcing the converter to enter pulse skipping mode for load currents below 2 A, resulting in low power dissipation at very low loads. Fig. 5 shows the converter power loss, measured off-line, as a function of the SR timing and parameterized by load current. If the SR is kept off, the converter enters DCM for load currents below 17 A. As a result, at light loads the global power loss minimum shifts to large values [ Fig. 5(b) ], corresponding to the SR turning on when the inductor is discharging, and turning off when the inductor current becomes zero. Under these conditions another local minimum is observed for small td,on values, denoted with A'S, in Figures 5(a,b) , corresponding to the converter accomplishing soft-switching by letting negative inductor current charge up the switching node capacitance to K,,. Also note that the abrupt dips in power loss at the right end of Fig. 5(b) correspond to the SR being off all the time and thus not contributing switching losses. These indicate that for load currents below about 3 A, it is beneficial to completely turn off the SR to minimize power loss, which can be accomplished through a software limit. the optimal SR on-time is a strong function of load current in DCM. The right curve in (b), denoted with 0's. corresponds to optimal DCM operation, as described above. If it is desirable to ensure that the algorithm will latch on this curve and not on the soft-switching mode, a software limit has to he imposed on td,on for small loads.
Finally, Fig. shows sample converter waveforms, illustarting behavior at different load currents. Note that the prototype power train uses p-channel MOSFET's as highside control switches, hence the inverted polarity of Vgl. Figures 6(a,b) show DCM operation at I O A with td,on x 170 ns (for comparison, in CCM, td,on x 40 ns). The switching frequency corresponds to the default of 375 kHz. Figure; 6(cf) illustrate pulse skipping at light loads. At both 1 A and 0.1 A, the commanded control switch on-time corresponds to the 2 LSB (41.6 ns) limit imposed by the controller. The actual pulse width is about 140 ns, due to the MOSFET turn-off delay. As expected, the switching frequency decreases at lighter loads. At 1 A it is 188 kHz, half the default, and at 0.1 A it is 23.5 kHz, one sixteenth of the default.
V. CONCLUSION
The proposed multi-mode control strategy allows for efficient operation of the buck converter over a wide load range. Thus, it is particularly well suited for portable electronic devices, such as laptop computers and cellular phones, which follow a trend of increasing power consumption, while preferably maintaining or extending battery life. The discussed control approach matches the advantages and constraints of a digital controller implementation: it uses data storage and computationally sophisticated adaptive algorithms, which do not require fast analog-to-digital conversion at rates beyond the switching frequency. Finally, the multi-parameter extremum seeking approach discussed in this paper, can be applied to other on-line optimization problems such as current balancing in interleaved or otherwise paralleled converter stages.
